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Constant-depth polynomial-size threshold circuits are usually classified
according to their total depth. For example, the best known threshold
circuits for iterated multiplication and division have depths four and three,
respectively. In this paper, the complexity of threshold circuits is
investigated from a different point of view: explicit AND, OR gates are
allowed in the circuits, and a threshold circuit is said to have majority-
depth d if no path traverses more than d threshold gates. It is then shown
that iterated multiplication can be computed by polynomial-size threshold
circuits of total depth five but of majority-depth three. Circuits of depth
four and majority-depth two are obtained for division and powering.
These results rely on a careful implementation of iterated addition and
Chinese remaindering. In addition, a simple symbolic calculus for
composing circuit classes is developed: this notation allows for a concise
and elegant presentation of the results. ] 1998 Academic Press
1. INTRODUCTION
The computing power of small-depth circuits has been extensively studied in the
past fifteen years. In particular, several complexity classes defined by polynomial-
size constant-depth circuits constructed with various types of unbounded fan-in
symmetric gates (i.e., gates whose output value is determined by the sum of the
inputs) have been considered. A primary example of such a class is AC0, which is
obtained by allowing AND and OR gates. The seminal result that parity is not
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computable in AC0 was first obtained by Furst et al. (1984) and Ajtai (1983): this
lower bound was subsequently improved by Yao (1985) and Ha# stad (1986), and
generalized by Razborov (1987), Barrington (1986), and Smolensky (1987).
Furthermore, by combining the work of Fagin et al. (1985) and Yao (1985), we
now have a complete characterization of the symmetric functions realizable in AC0;
they include, for example, the threshold functions
%t(x1 , ..., xn)={1 :
n
i=1
xit
0 else
where the parameter t is polylogarithmic in n.
Another such class is TC0 which consists of polynomial-size constant-depth
circuits constructed with arbitrary threshold gates. It is well-known that the class
remains the same if only majority gates are allowed. On the other hand, threshold
circuits can compute any symmetric function, hence arbitrary symmetric gates can
be used. By the previous remark, AC0/TC0, but otherwise this class is poorly
understood. Indeed, threshold circuits have been found to be surprisingly powerful.
For example, Beame et al. (1986) gave algorithms to compute powering (given x,
return x2, ..., xn), iterated multiplication (given x1 , ..., xn , return the product
x1 } } } xn) and division (given x, y, return wxyx) that are easily checked to be in
TC0, as was observed by Reif (1987), Hajnal et al. (1993) and Immerman and
Landau (1995). In fact, it is not known if all of NP is contained in TC0 .
Usually, circuits in TC0 are classified according to their total depth, but in our
work we will adopt a different perspective. Considering that arbitrary threshold
gates are much more powerful than AND and OR gates, we propose a parametriza-
tion of TC0 which allows free use of AC0-subcircuits: we define TC@ 0 to consist of
constant-depth polynomial-size circuits constructed with NOT, AND, OR, and
threshold gates, and we declare that such a circuit is in TC@ 0d provided that no
path traverses more than d threshold gates. We say that circuits in TC@ 0d have
majority-depth d. Clearly TC@ 0 =TC0 and TC@ 00=AC
0.
TC0 circuits of small majority-depth are surprisingly powerful. For example, as
will be stated more precisely in Section 6, a result of Beigel and Tarui (1994)
implies that TC0 circuits of quasipolynomial size (n(log n)O(1)) and majority-depth one
can simulate any ACC0 circuit. These are polynomial-size constant-depth circuits
consisting of AND, OR and modular counting gates. Note that it has been conjec-
tured that NP3 ACC0, but so far this conjecture remains unproven.
The main results of this paper imply that TC0 circuits of small majority-depth are
also powerful enough to efficiently compute iterated multiplication, powering, and
division. In the case of iterated multiplication, a straightforward implementation of
the algorithm of Beame et al. (1986) yields a circuit in TC@ 05 . The method of Immer-
man and Landau (1995) can be implemented as a TC@ 03 circuit, with rather com-
plicated AC0 interconnections. This compares with the best known circuit, in terms
of total depth, which is due to Siu and Roychowdhury (1994) and uses four levels
of majority gates but no other. In contrast, we will produce a circuit in TC@ 03 with
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only two levels of AND-OR gates. Thus we save one level of majority gates com-
pared to the circuit of Siu and Roychowdhury (1994), at the expense of increasing
the total depth by one. Similar results are obtained for powering and division.
Our paper is organized as follows: in Section 2, we summarize the necessary
background and prove some results about various elementary classes of functions.
In particular, we develop a simple symbolic calculus for composing bounded-depth
circuit classes: this notation allows for a succinct and elegant presentation of our
results.
The next section presents a slightly modified version of a known method to solve
the iterated addition problem, which can be implemented with only one level of
threshold gates (instead of two) at the cost of increasing the total depth by two: this
algorithm will be central to the design of further algorithms. Then we give a general
presentation of Chinese remaindering and how its implementation can be used to
construct efficient threshold circuits for arithmetic problems.
We are then ready to describe our solutions to the problems of iterated multi-
plication, powering and division. The ideas presented earlier lead to circuits having
one less level of threshold gates than the best known ones, at the cost of increasing
the total depth by only one.
Finally, we briefly discuss the hierarchy TC@ 01TC@ 02TC@ 03 } } } , its relationship
to the usual depth hierarchy for TC0, and the question of lower bounds.
2. PRELIMINARIES
In this section, we provide basic definitions and some background on Boolean
circuits. We also investigate exactly how TC0 circuits can compute symmetric func-
tions. In the process, we introduce some of the central ideas of this article and
establish preliminary results that will be needed later.
2.1. Boolean Functions, Circuits, and Circuit Complexity Classes
In this article, Boolean functions are functions, either total or partial, from
[0, 1]* to [0, 1]*. In particular, the domain of a Boolean function may be any
subset of [0, 1]*. Boolean functions will always have the property that they map
inputs of the same length to outputs of the same length. This implies that every
Boolean function can be written as a sequence f1 , f2 , ..., where fk is a function from
[0,1]k to [0,1] l and l is some function of k. Such a sequence is called a family of
functions.
Examples of Boolean functions that will be considered in this article are the func-
tions MODm and %t defined by MODm(x1 , ..., xn)=1 iff m divides ni=1 xi and
%t(x1 , ..., xn)=1 iff ni=1 xit. The parameters m and t are functions of n that can,
of course, be constant. The %t are called threshold functions, and MOD2 and %n2
are also called parity and majority.
A Boolean circuit with n inputs and m outputs naturally defines a total function
from [0, 1]n to [0, 1]m, if we assume that the output gates are numbered 1, 2, ..., m.
Note that input nodes can be labeled by variables, negated variables, or the
constants 0 and 1. Since we will often consider partial functions, we say that f is
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computed by a circuit C if f is the total function defined by C or one of its restric-
tions. In other words, C computes f if C outputs the value of f for every input in
the domain of f. As usual, to compute functions on inputs of arbitrary length, we
consider families of circuits, that is, sequences C1 , C2 , C3 , ..., where Cn is a circuit
with n inputs.
We will consider mainly classes of functions defined by constant-depth polynomial-
size circuits with gates of unbounded fan-in, where the size of a circuit is defined
to be the number of edges it contains.
The simplest such class is AC0, where only NOT, AND, and OR gates are
allowed. AC0 circuits cannot compute parity, MODm, for any constant m, or
majority (Ajtai 1983, Furst et al. 1984, Ha# stad 1986, Yao 1985). Moreover, %t # AC0
if and only if t # (log n)O(1) (see Ajtai and Ben-Or 1984, Denenberg et al. 1986 or
Fagin et al. 1985 for the upper bound; for the lower bound, combine a result of
Fagin et al. 1985 with Ha# stad 1986 or Yao 1985).
By adding majority gates to AC0 circuits, we get the class TC0. It is not hard to
show that TC0 contains all the MODm functions, for m constant (Furst et al. 1984,
Hajnal et al. 1993). In fact, TC0 contains all the symmetric functions (Hajnal et
al. 1993), i.e., functions whose value is determined by the sum of the inputs.
Both these classes are contained in the well-known circuit complexity class NC1.
In general, NCi is the class of functions computed by circuits of polynomial size
and depth O((log n) i) with NOT, AND, and OR gates of fan-in bounded by a con-
stant. It is an important open problem to determine if the following inclusion is
strict: TC0NC1.
NC0 is the simplest class of constant-depth circuits. Circuits in this class are
limited by the fact that each one of their outputs can only depend on a constant
number of inputs. Nevertheless, NC0 circuits will occur frequently in the construc-
tions of the following sections.
For all of these constant-depth circuit classes, we define depth hierarchies by con-
sidering circuits of fixed constant depth. Thus, NC0d , AC
0
d and TC
0
d are the classes
of functions computed, respectively, by NC0, AC0 and TC0 circuits of depth exactly
d. In addition, 7d and 6d are the classes of functions computed by AC0d circuits
whose output gates consist entirely of OR and AND gates, respectively.
We will sometimes use the more descriptive notation AND, OR and MAJ for the
classes 71 , 61 and TC01. Also, ANDk and ORk will denote AND and OR, but with
gates of fan-in bounded by k. Let ANDO( f ) and ORO( f ) denote c1 ANDcf and
c1 ORcf .
Of course, AC0=d1 AC0d and similarly for the other classes. If f has output
length one, then f # AC0d if and only if f # 7d _ 6d .
The NC0 depth hierarchy is very simple. Each output gate of an NC0 circuit
computes a function on a constant number of inputs; we can express this function
in disjunctive normal form and compute it in depth two and constant size.
Therefore, NC0=NC02 . Also, NC
0
1/NC
0
2 since f (x1 , ..., xn)=MOD2(x1 , x2) #
NC02&NC
0
1 .
The AC0 depth hierarchy, on the other hand, has been shown to be infinite, i.e.,
AC0d/AC
0
d+1 for all d (Sipser 1983, Ha# stad 1986). In contrast, all that is known
about the TC0 depth hierarchy is that TC01/TC
0
2/TC
0
3 (Hajnal et al. 1993). Note
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that since there are functions complete for NC1 under sufficiently fine notions of
reducibility, proving that the TC0 depth hierarchy is infinite would imply that
TC0{NC1.
2.2. Threshold Gates
A threshold gate is simply a gate labeled with a threshold function; a threshold
circuit is a circuit consisting entirely of threshold gates.
Since AND, OR and majority are threshold functions (%n , %1 , %n2), it is clear
that all of TC0 can be computed by constant-depth polynomial-size threshold
circuits. On the other hand, it is also true that single majority gates can simulate
any threshold gate: simply add the appropriate number of constant inputs. This
implies that TC0d can be equivalently defined defined in terms of depth-d polynomial-
size threshold circuits.
We can generalize threshold functions by allowing integer weights w1 , ..., wn to be
put on the terms of the sum and outputting 1 iff ni=1 wi xit. The weights become
parameters in terms of which the function is defined, just like the threshold t. We
call these functions weighted threshold functions.
A weighted threshold gate is a gate labeled with a weighted threshold function,
and a weighted threshold circuit is a circuit consisting entirely of weighted
threshold gates. The weight of a circuit is the maximum absolute value of any
weight occurring in its gates. A family of weighted threshold circuits has small
weight if its weight is bounded by some polynomial in n.
Small-weight threshold circuits provide another equivalent definition of TC0.
First, consider a single weighted threshold gate. By feeding several copies of the
same input, we can reduce the weights to 1 or &1. Negative weights are then
simulated by using negations. Second, given a depth-d small-weight polynomial-size
threshold circuit, starting at level d, simulate threshold gates with majority gates
and combine the NOT gates obtained with the threshold gates from previous levels.
It can be verified that the resulting circuit has depth d and polynomial size.
To summarize, we have the following well-known result:
Proposition 2.1. The class TC0d can be equivalently defined as depth-d polynomial-
size AND-OR-majority circuits, majority circuits, threshold circuits, and small-weight
threshold circuits.
In particular, TC0d is closed under complementation.
General weighted threshold circuits, or large-weight threshold circuits, will be
mentioned in Section 4.
2.3. Symmetric Gates
A symmetric gate is a gate labeled with a symmetric function. This means that
the output of a symmetric gate is determined by the sum of its inputs. This
generalizes both threshold and MODm gates by allowing the sum of the inputs to
be tested for any condition and not just ‘‘t’’ or ‘‘#0 (mod m)’’.
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Definition 2.2. Let SYM denote the class of functions computed by depth-one
polynomial-size circuits consisting of symmetric gates.
We have already mentioned that TC0 circuits can compute any symmetric
function. In fact, depth-two TC0 circuits are sufficient.
Theorem 2.3 (Hajnal et al., 1987). SYMTC02 .
Proof. Suppose that f (x1 , ..., xn)=h(ni=1 xi), where h : Z  [0,1], and suppose
that h&1(1) & [0, ..., n]=[v1 , ..., vk] with 0v1< } } } <vkn. For j=1, ..., k, let
Lj (x)=1 iff :
n
i=1
x ivj
and
Gj (x)=1 iff :
n
i=1
x ivj ,
where x=x1 } } } xn . Then, kj=1 (Lj (x)+Gj (x))=k+1 if f (x)=1, and
kj=1 (Lj (x)+Gj (x))=k if f (x)=0. Therefore, a threshold-(k+1) gate with inputs
L1 , ..., Lk , G1 , ..., Gk will output f (x). This shows that any symmetric function with
n variables can be computed by a depth-two threshold circuit of size 2n2. The result
follows. K
As before, we can generalize symmetric gates by assigning integer weights to the
inputs. It is again possible to show that these generalized gates can be simulated by
a single symmetric gate.
Proposition 2.4. Let f (x)=h(mi=1 wi x i) where w1 , ..., wm # Z and h : Z 
[0,1]. Let w=max |wi |. Then f can be computed by a circuit consisting of a single
symmetric gate of fan-in mw.1 Moreover, if the weights are all nonnegative or all not
positive, then no negations are needed in the circuit.
In particular, SYM contains all functions of a weighted sum of the inputs,
provided the weights are small, i.e., bounded by a polynomial in n.
We will often use symmetric gates as an intermediate step in constructing
threshold circuits. In doing this, we will frequently make use of the closure proper-
ties of SYM. This will allow symmetric gates to be combined with certain types of
gates into which they feed.
The class SYM is obviously closed under complementation since the negation of
a symmetric gate can be clearly computed by a symmetric gate. However, SYM is
also closed under finite intersections and unions. In fact, SYM is closed under finite
Boolean functions. The following theorem slightly generalizes results of Hofmeister
et al. (1991) and Beigel (1994).
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Theorem 2.5. Let f (x)=h(S1 , ..., Sc) where S j=mi=1 wji xi , wji # Z, max |wji |
=w, and h : Zc  [0,1]. Then f can be expressed as a function of a single weighted
sum with integer weights bounded in absolute value by (4mw)c.
Proof. We use a technique that Papadimitriou and Zachos (1983) used in the
context of counting Turing machines. Let B be the smallest power of 2 greater than
wm. Then B>|Sj | for all j.
Let S=cj=1 Sj (2B)
j&1 and, for v1 , ..., vc # [&B+1, ..., B&1], define
g \ :
c
j=1
vj (2B) j&1+=h(v1 , ..., vc).
It is not hard to see that g is well-defined and that g(S)= f (x). The weights of S
are bounded in absolute value by cj=1 w(2B)
j&12w(2B)c&1(4mw)c. K
Corollary 2.6. Any function of c symmetric gates of fan-in m can be computed
by a single symmetric gate of fan-in (2m)c.
In particular, if c is constant, then the fan-in of the resulting gate is polynomial
in m.
2.4. Combining Classes of Functions
Circuits are often designed in two or more stages, each using a different type of
gates. In order to refer to the class of functions computed by such circuits in a
concise way, we will use extensively the following notation:
Definition 2.7. If 11 and 12 are classes of Boolean functions, then let 11 b 12
denote the class of functions f of the form f (x)= f1( f2(x)), where f1 # 11 and f2 # 12 .
This definition is made exclusively in terms of the composition of functions; in
particular, no reference is made to Boolean circuits. Nevertheless, if 11 and 12 are
circuit complexity classes, then 11 b 12 is the class of functions that can be com-
puted by circuits consisting of two stages: the first one computes a function in 12 ,
the second one, a function in 11 . More precisely, if g # 11 is computed by a family
of circuits D1 , D2 , ... and h # 12 is computed by E1 , E2 , ..., then f (x)= g(h(x)) is
computed by C1 , C2 , ... where Cn is Dm(En), m being the output length of En .
For example, if 11=AC02 and 12=TC
0
3 , then every function in 11 b 12 can be
computed by a family of circuits of depth six with majority gates on levels one, two
and three, NOT gates on level four, and AND-OR gates on levels five and six. (The
level of NOT gates is needed since the inputs of the AC02 circuit may be negated.)
It is easy to see that the total size of the circuit is polynomial in n. Moreover, since
TC03 is closed under complementation, NOT gates on level four can be combined
with the first stage to give a polynomial-size depth-five circuit whose first three
levels consist of majority gates and whose last two consist of AND-OR gates.
Conversely, if f is computed by a family of circuits in two stages, then f can be
put in a certain class 11 b 12 . However, some care must be taken. Consider the
sequence of functions g1 , g2 , ... where gn is the function computed by the second
stage of the n th circuit. If m, the output length of the first stage, is not an injective
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function of n, it might not be possible to define g such that all the gn are restrictions
of g to inputs of a certain length.
The obvious solution to this technical problem is to ‘‘pad’’ the output of the first
stage so that m is monotone increasing. Then g can be defined and f (x)= g(h(x)),
where h is not the function computed by the first stage of the family of circuits, but
its padded version.
Another reason to pad the output of the first stage is so that the complexity of
the second stage be measured relative to n and not relative to m, which might be
much smaller.
To illustrate all this, suppose that f is computed by a family of depth-five polyno-
mial-size circuits with a first stage consisting of three levels of majority gates and
a second stage consisting of two levels of AND-OR gates. Notice that even if the
second stage of the family of circuits does define correctly a function g, this function
might be the parity function, if m is equal to log n, for example. Since parity is not
in AC0, we would not be able to conclude that f is in AC02 b TC
0
3 . However, pad the
output of the first stage so that m is increasing. Then f (x)= g(h(x)), where g # AC02
since the input length of the first stage is now at least n, and h # TC03 since such
padding preserves the polynomial size of the first stage. Therefore, f # AC02 b TC
0
3 .
In general, whenever the circuit class corresponding to the first stage is closed
under polynomial-size padding, then we can assume that m is monotone increasing.
All the classes considered in this article have this property and this ‘‘padding trick’’
will be used often.
2.5. Polynomials of Constant Degree
Polynomials are a common and useful way of representing Boolean functions.
For example, many results on constant-depth circuits have been obtained by con-
sidering various kinds of polynomial representations of Boolean functions. (For
more on this, see Beigel 1993.)
Simple examples of polynomial representations are 1&x1=NOT(x1), x1 } } } xn=
AND(x1 , ..., xn) and 1&(1&x1) } } } (1&xn)=OR(x1 , ..., xn).2 We will be par-
ticularly interested in polynomials with small integer coefficients and constant
degree.
Definition 2.8. Let POL denote the class of Boolean functions whose output
length is bounded by a polynomial in n and such that each output can be written as
a polynomial in the input variables with integer coefficients bounded by a polynomial
in n and degree bounded by a constant. Let SUM be the subclass of POL correspond-
ing to polynomials of degree one.
For example, %t restricted to inputs with t&1 or t 1’s can be written as
x1+ } } } +xn&(t&1). It is easy to show that POL=SUM b ANDO(1)=SUM b
ORO(1) and that SUMMAJ and SUMMODm for any constant m.
Proposition 2.9. SYMSUM b TC01 .
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Proof. Consider the proof of Theorem 2.3. Define H from [0,1]n to [0,1]2k by
H(x)=L1(x) G1(x) } } } Lk(x) Gk(x). Then f (x)=2ki=1 Hi (x)&k, where Hi (x) is the
ith bit of H(x). It is not hard to see that this implies the result. K
This simple observation will be used frequently in this article since it will allow
circuits with symmetric gates to be simulated efficiently by making use of the
following result:
Proposition 2.10. SYM b SUM=SYM. In addition, MAJ b SUM=MAJ and
MODm b SUM=MODm.
The idea of the proof is to simply feed the inputs of the sums directly into the
symmetric gate.
Corollary 2.11. SYM b SYM=SYM b MAJ and MAJ b SYM=TC02 .
The classes POL and SUM are clearly closed under complementation since 1& f
is the negation of f. However, POL is also closed under finite intersection and
union since AND( f1 , ..., fc)= f1 } } } fc , OR( f1 , ..., fc)=1&(1& f1) } } } (1& fc), and
the product of c polynomials of degree d has degree cd. In addition,
POL b POL=POL.
2.6. Using ANDOR Gates
The approach taken in this article when investigating the complexity of functions
in terms of threshold circuits is to minimize first the depth as measured by
threshold gates only, and then the total depth. As a consequence, we will be inter-
ested in showing that the function computed by certain stages in our circuits belong
to AC0d , for d as small as possible. However, we will often show that such functions
can not only be computed by AC0d circuits, but by both AC
0
d circuits with only OR
gates at the output, and AC0d circuits with only AND gates at the output.
Definition 2.12. Let 2d=7d & 6d , i.e., the class of functions computed by both
7d and 6d circuits.
The advantage of showing that f # 2d instead of just f # 7d , 6d or AC0d comes
from the fact that 2d has properties that 7d , 6d and AC0d do not have. For exam-
ple, let d2. It is easy to verify that 2d is closed under complementation, union
and intersection, and that NC0 b 2d=2d . However, 7d and 6d are closed under
union and intersection but not under complementation, since this would imply that
7d=6d and that AC0d+1=AC
0
d . On the other hand, AC
0
d is closed under com-
plementation but not under union and intersection, for the same reason.3
Another set of properties of 2d is given by the following proposition.
Proposition 2.13. For every k, d1, we have that 6k b 2d=6k+d&1 , 7k b 2d=
7k+d&1 , 2k b 2d=2k+d&1 , and AC0k b 2d=AC
0
k+d&1 .
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Proof. Suppose that k is even. Then, any 6k circuit can be transformed so that
level one contains only OR gates and so that all inputs feed into these level one OR
gates. Whenever an output of a 2d function is a positive input of a 6k circuit (i.e.,
xi), compute it with a 7d circuit; whenever it is a negative input (i.e., x i), compute
it with a 6d circuit. By using NOT(AND(x1 , ..., xn))=OR(x 1 , ..., x n) and by com-
bining together OR gates, we get a depth-(k+d&1) circuit. It can also be verified
that the resulting circuit is of polynomial size. We therefore have a 6k+d&1 circuit.
The case k is odd is handled similarly so that 6k b 2d6k+d&1 . The reverse
inclusion holds since 6k+d&16k b AC0d&16k b 2d . The second and fourth
equalities are proved similarly and the third follows from the first two. K
Recall that 7d and 6d contain all functions, both total and partial, that can be
computed with 7d and 6d circuits, respectively. Therefore, 2d may contain partial
functions that cannot be extended to total functions in 2d . This is simply because
the 7d and 6d circuits computing a function in 2d only have to output the same
value on the domain of the function. For example, it is easy to show that the only
total functions in 21 are families f1 , f2 , ... such that fn is either 0, 1, xi or x i .
However, 21 contains useful partial functions that are not just restrictions of these
simple functions. An example of such a function naturally occurs in the simulation
of symmetric gates, as we will now see.
First, notice that f # (7d b 1 ) & (6d b 1) does not trivially imply that f # 2d b 1.
This is because the 7d and the 6d circuits do not necessarily compute the same
function. However, say that a class of functions 1 is closed under concatenation if
f # 1 and g # 1 implies that fg # 1. For example, all the complexity classes defined
in this article are closed under concatenation. Then,
Proposition 2.14. If 1 is closed under concatenation, then
(7d b 1) & (6d b 1 )=2d b 1.
Proof. Suppose that f =G1 b H1=G2 b H2 where G1 # 7d , G2 # 6d and H1 , H2 # 1.
Let D=[H1(x) H2(x) : x # [0,1]*]. For every x, given H1(x) H2(x), f (x) can be
computed with either a 7d or a 6d circuit. It is easy to define G3 # 2d with domain
D such that f =G3 b H3 , where H3=H1H2 # 1. K
Now consider the simulation of symmetric gates by threshold circuits. We saw
earlier that symmetric functions can be computed by depth-two threshold circuits
with threshold gates on both levels. However, only one level of threshold gates is
necessary. In fact,
Proposition 2.15. SYM21 b NC01 b MAJ.
Proof. In the proof of Theorem 2.3, notice that
f (x)=h \ :
n
i=1
xi+=1 iff :
n
i=1
x i=vj , for some j
iff Lj (x)=1 and Gj (x)=1, for some j.
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Therefore, ORkj=1AND(Lj (x), Gj (x)) computes f (x). This implies that SYM71 b
NC01 b MAJ.
Now consider the negations of the symmetric gates. These can also be computed
by symmetric gates and thus with circuits similar to the above. By using the fact
that NOT(OR(x1 , ..., xn))=AND(x 1 , ..., x n), we get a 61 b NC01 b MAJ circuit for
the original symmetric gates. Therefore, SYM21 b NC01 b MAJ. K
In certain situations, we may prefer that the NC01 level be at the input since, by
using closure properties, it may combine with the circuit computing the input. We
can show that SYM21 b MAJ b NC01, by using the following result:
Proposition 2.16. Suppose f (x)=1 iff t1ni=1 xit2 . Then f can be computed
by a depth-two circuit with a majority gate of fan-in 6n2 at the output and OR gates
of fan-in two at level one.
Proof. The result is trivial if t1>n or t2<0. In addition, without loss of
generality, we can assume that t10 and that t2n. Now observe that
t1 :
n
i=1
xit2 iff \ :
n
i=1
x i&t1+\ :
n
i=1
x i&t2+0
iff :
n
i=1
:
n
j=1
x i x j+ :
n
i=1
&(t1+t2) xi+t1 t20
iff :
n
i=1
:
n
j=1
x i x j + :
n
i=1
(t1+t2) xin2+t1 t2 .
Therefore, t1ni=1 x it2 can be determined by a weighted threshold gate whose
inputs are the xi and the xi xj . As indicated in Section 2.2, such a threshold gate can
be simulated by a majority gate. The result follows since xi xj =OR(x i , x j). K
By applying this result to the circuits in the proof of Proposition 2.15 we get that
Proposition 2.17. SYM21 b MAJ b NC01 .
We end this section with an example that illustrates how the ideas of this section
apply to NC0 functions.
Exapmle 2.18. In Section 2.1, we noted that the NC0 depth hierarchy collapses
to level two, i.e., NC0=NC02 . The argument was in terms of the disjunctive normal
form and yielded an OR b ANDO(1) circuit. In fact, such a circuit can be constructed
so that, on any given input, at most one AND on the first level can output 1. This
implies that NC0POL. In addition, we can get an AND b ORO(1) circuit by using
conjunctive normal form or, equivalently, via the negation of the function, as was
done for symmetric gates in the proof of Proposition 2.15. Therefore,
NC0POL & (21 b NC01).
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Finally, note that the above inclusion is strict: consider, for example, the function
f defined by f (x1 } } } x3n)=OR(x1 } } } xn) on domain D=[x # [0,1]3n : n1 and
OR(x1 } } } xn)=AND(xn+1 } } } x2n)=3ni=2n+1 xi&Wn2X]. In contrast, it is not
very difficult to show that, for every total function f, f # NC0 iff f # 21 b NC01 . K
3. ITERATED ADDITION AND MULTIPLICATION
In this section, we construct constant-depth polynomial-size threshold circuits for
addition, iterated addition and multiplication. These circuits are all constructed
with the objective of trying to minimize first the number of levels of threshold gates
and then the total depth. We provide comparisons between our results and other
results that try to minimize the total depth only. The iterated addition circuit will
be an important building block of our iterated multiplication and division circuits
of Sections 5.1 and 5.3.
3.1. Addition
A precise definition of the problem is
Addition.
input Two n-bit numbers4
output Their (n+1)-bit sum
It is well-known that addition can be computed by AC0 circuits, and a
straightforward implementation of the usual carry-look-ahead method gives an
NC01 b AC
0
2 b NC
0
1 circuit. By being more careful, this can be improved to 72 b NC
0
1
(see Hofmeister et al. 1991 and Siu et al. 1991, for example). We show here that
addition can be computed by both 72 b NC01 and 62 b NC
0
1 circuits.
Theorem 3.1. Addition is in 22 b NC01.
Proof. Suppose that x and y are the two input numbers, given in binary by
xn } } } x1 and yn } } } y1 , so that x=ni=1 xi2
i&1 and y=ni=1 yi2
i&1. Let z be their
sum, with binary representation zn+1 } } } z1 . Let Ci be the carry coming into
position i from the right. Then zi=MOD2(Ci , xi , yi).
Consider position i in x and y. Let Gi=AND(xi , y i), Pi=MOD2(xi , yi) and
Ai=AND(x i , y i). For i> j, let Rij=AND(Pi&1 , ..., P j+1 , Gj). Then, Rij=1 means
that position i receives a carry from position j. It is easy to see that Ci=
OR(Ri(i&1) , ..., Ri1). Now let Qij=AND(Pi&1 , ..., Pj+1 , A j), for i> j. Qij=1 means
that position j prevents position i from receiving a carry. Therefore, C i=
OR(Qi(i&1) , ..., Qi1 , Qi0), where A0=1.
This implies that Ci is in 22 b NC0. Therefore, zi is in NC0 b 22 b NC0 which equals
22 b NC0, by the closure properties of 22 (see Section 2.6). Finally, NC021 b NC01
implies that 22 b NC022 b NC01. K
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Note that the improvement from depth four (NC01 b AC
0
2 b NC
0
1) to depth three
(22 b NC01) was made possible by observing that Ci can be computed in 22 b NC
0
1
instead of just 72 b NC01. This fact is already implicit in Hofmeister et al. (1991) and
Siu et al. (1991).
Even though, for the purposes of this article, we are mainly interested in circuits
of the type 22 b NC01, it is interesting to note that our circuits also show that addi-
tion can be computed using constant-degree polynomials.
Theorem 3.2. Addition is in SUM b AC01 b NC
0
1.
Proof. Consider the circuit in the proof of the previous theorem. On any given
input, at most one Rij can be 1. Therefore, the OR that gives the value of Ci can
be computed in SUM. The result follows by the closure properties of POL. K
Note that SUM b AC01=SUM b AND=SUM b OR. These classes are also equal
to POL b AC01. Therefore, Theorem 3.2 is equivalent to addition # SUM b AND b
NC01 and addition # POL b AC
0
1 b NC
0
1.
We therefore have two depth-three addition circuits: in the first case, an AC03
circuit, in the second case, a TC03 circuit with only one level of threshold gates
which are used to implement the sums.
In terms of total depth, as threshold circuits, these circuits are not optimal; an
optimal TC02 circuit was obtained by Siu and Bruck (1991) (see also Alon and
Bruck, 1994). However, this circuit uses threshold gates on both levels; the 22 b NC01
circuit of Theorem 3.1 uses no threshold gates, at the extra cost of one level of gates
of constant fan-in.
3.2. Iterated Addition
Iterated Addition.
input n n-bit numbers
output Their (n+Wlog nX)-bit sum
Chandra, Stockmeyer and Vishkin (1984) were the first to show that iterated
addition was in TC0, and a simple analysis of their result shows that iterated
addition is in TC010 . Hofmeister, Hohberg and Ko hling (1991) and Siu and
Bruck (1991), independently, and using very different techniques, showed that
iterated addition was in fact in TC03 . Siu and Roychowdhury (1994) were the first
to obtain an optimal TC02 circuit, by using results of Goldmann et al. (1992) on
large-weight threshold gates (see also Goldmann and Karpinski, 1993).
The depth-two circuit of Siu and Roychowdhury (1994) uses two levels of
threshold gates, as does the depth-three circuit of Hofmeister et al. (1991).5 On the
other hand, the depth-three circuit of Siu and Bruck (1991) uses three levels of
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threshold gates. However, the circuit of Chandra et al. (1984) uses only one level
of threshold gates, at the input. By using the results of Section 2.6 and Theorem 3.1,
it is possible to implement their technique in 24 b SYM. We show here that iterated
addition can in fact be computed in 22 b SYM.
Theorem 3.3. Iterated addition is in 22 b SYM.
Proof. The main idea, as in Hofmeister et al. (1991) and Siu and Bruck (1991),
is to reduce the addition of n numbers to the addition of two numbers. Suppose
that x1 , ..., xn are the input numbers, given in binary by xin } } } x i1 , i=1, ..., n. Let
z be their sum, with binary representation zn+Wlog nX } } } z1 . Let l=Wlog nX and
m=WnlX.
Divide each xi in m blocks of l bits and let Sk be the sum of the k th block of
every xi :
l
www
x1
b
xn
Sm } } } S1
In other words, Sk=ni=1 
l
j=1 x i((k&1) l+ j) 2
j&1. It is clear that z=mk=1 Sk
2(k&1) l.
The maximum value of any Sk is n(2 l&1)<2l+log n. Therefore, the binary
representation of Sk has no more than 2l bits. Let Lk be the low-order half of Sk
and Hk , its high-order half, i.e., Sk=Hk2 l+Lk . Let y1 and y2 be the numbers
obtained by concatenating the Hk and the Lk , respectively.
Hm } } } H1
y1. . . .
. . . .
. . . .
. . . . y2
Lm } } } L1
In other words, y1=mk=1 Hk 2
kl and y2=mk=1 Lk 2
(k&1) l. Of course,
z= y1+ y2 .
Every bit of y1 and y2 can be expressed as some function of one of the Sk . Since
every Sk is a sum of x ij with weights bounded by 2l&1n, every bit of y1 and y2
can be computed with a symmetric gate, by Proposition 2.4. Therefore, by
Theorem 3.1, iterated addition is in 22 b NC01 b SYM22 b SYM. K
The results of Sections 2.5 and 2.6 on the simulation of symmetric gates imply the
following corollary.
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Corollary 3.4. Iterated addition is in all of the following classes:
1. 21 b TC02
2. 22 b NC01 b TC
0
1
3. 22 b TC01 b NC
0
1
The 21 b TC02 circuit is a slight improvement over the 71 b TC
0
2 circuit of
Hofmeister et al. (1991). Moreover, this circuit is not far from the optimal depth-
two circuit, in the sense that the AC01 function computed at the output is of a very
restricted type. The second and third circuits have depth four, but have the advan-
tage of using only one level threshold gates. Among circuits using only one level of
threshold gates, these are the best that are known. It is the third circuit that will
be the most useful in the following sections, since we will be able to combine the
NC01 level of gates with gates at the preceding levels.
Once again, it is interesting to note that iterated addition can be computed using
constant-degree polynomials. This follows simply from using the SUM b AC01 b NC
0
1
addition circuit of Theorem 3.2.
Theorem 3.5. Iterated addition is in SUM b AC01 b SYM.
Corollary 3.6. Iterated addition is in all of the following classes:
1. SUM b TC02
2. SUM b AC01 b NC
0
1 b TC
0
1
3. SUM b AC01 b TC
0
1 b NC
0
1
The SUM b TC02 circuit also improves on the TC
0
3 circuit of Siu and Bruck (1991),
but in a way different than that of the 21 b TC02 circuit of Corollary 3.4. In fact, an
intermediate result of Siu and Bruck (1991) is that iterated addition can be
approximated as the sum of the outputs of a TC02 circuit. Our SUM b TC
0
2 circuit
computes iterated addition exactly and the underlying proof is much simpler.
3.3. Multiplication
Multiplication.
input Two n-bit numbers
output Their (2n)-bit product
It is well-known that multiplication can be easily reduced to an iterated addition.
Proposition 3.7. If iterated addition is in 1, then multiplication is in 1 of NC01.
By combining this result with the iterated addition circuits of the previous
section, we get several multiplication circuits. In particular, multiplication is in
22 b TC01 b NC
0
1 and in SUM b AC
0
1 b TC
0
1 b NC
0
1. Note that the TC
0
2 addition circuit of
Siu and Roychowdhury (1994) gives a TC02 b NC
0
1 multiplication circuit. In terms of
total depth, this is optimal, by the results of Hajnal et al. (1993).
Using techniques similar to those used for the problems of this section, it is
possible to show that subtracting two n-bit numbers and comparing two n-bit
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numbers can be done in 22 b NC01 and in SUM b AC
0
1 b NC
0
1, that adding log n n-bit
numbers can be done in 24 and in SUM b AC03 , and that multiplying a (log n)-bit
number with an n-bit number can be done in 23 and in SUM b AC02. In addition,
weighted iterated addition, a variant of iterated addition in which n-bit integer
weights are associated to the input numbers, can be computed in 22 b SYM and
SUM b AC01 b SYM. (For more details, see Maciel 1995.)
4. CHINESE REMAINDERING
Chinese remaindering is the technique that was originally used by Beame et
al. (1986) to show that iterated multiplication and division are in NC1. It is this
same technique that is used in obtaining all the small-depth threshold circuits for
these two functions (Siu et al. 1993, Siu and Roychowdhury 1994), and it is this
technique that will be used in this article. In this section, we present Chinese
remaindering as a general tool for computing arbitrary integer functions using
small-depth threshold circuits.
Let f be an arbitrary function from [0, 1]* to N. The strategy for computing f
will be as follows. First, choose, for every n, m pairwise relatively prime numbers
q1 , ..., qm such that Q=>mi=1 qi>max[ f (x) : x # dom( f ) & [0,1]
n]. Then, given x,
A. compute r i= f (x) mod qi , for i=1, ..., m
B. compute f (x) mod Q from the residues r1 , ..., rm
This last number is the correct value of f (x) since Q> f (x) implies that
f (x) mod Q= f (x).
In the above, Step A amounts to solving the following problem:
f modulo q1 , ..., qm
input x # dom( f )[0,1]*
output The Wlog qi X-bit number f (x) mod qi , for i=1, ..., m
The complexity of computing f modulo q1 , ..., qm will of course depend on the
particular function f under consideration, and on the choice of q1 , ..., qm .
Step B, on the other hand, is independent of f. The computation specified there
is possible because the residues f (x) mod qi determine the value of f (x) mod Q, by
the Chinese Remainder Theorem. We will compute f (x) mod Q by using the follow-
ing lemma which is easily obtained from the usual constructive proof of the Chinese
Remainder Theorem.
Lemma 4.1. Let q1 , ..., qm be pairwise relatively prime numbers and let
Q=>mi=1 qi . There are numbers u1 , ..., um<Q such that, for every y # Z,
y# :
m
i=1
ui ( y mod qi) (mod Q).
Therefore, f (x) mod Q can be computed as mi=1 u iri mod Q. Recalling that
iterated addition can be computed in 22 b SYM, we now prove the main result of
this section.
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Theorem 4.2. Let f : [0,1]*  N and suppose that, for every n, q1 , ..., qm are
pairwise relatively prime numbers such that
(a) max[q1 , ..., qm] # nO(1)
(b) Q=>mi=1 qi>max[ f (x): x # [0,1]
n]
Let 1 be a class of functions closed under polynomial-size padding.6 Then, if f modulo
q1 , ..., qm is in 1, then f is in 22 b SYM b 1.
Proof. Let x be an arbitrary input of length n, let ri= f (x) mod qi , i=1, ..., m,
and let z=mi=1 u ir i , the ui being given by Lemma 4.1. According to the above
discussion, we simply have to compute z mod Q.
Clearly, z mod Q=z&kQ for some k # N. Since z<mQ max[qi], it must be
that k<m max[qi]. The fact that the qi are pairwise relatively prime implies that
they are distinct. Therefore, mmax[qi] and knc, for some constant c. For
j=0, ..., nc, let zj=z& jQ. Then, zj=zk=z mod Q if and only if 0zj<Q.
Therefore, z mod Q can be computed as follows:
1. compute zj=(ni=1 ui ri)& jQ, for j=0, ..., n
c
2. output zj iff 0zj<Q
Step 1 is a weighted iterated addition whose inputs are the ri . Recall that the ui
are fixed numbers that depend only on Q. Since Q(max[qi])m # 2n
O(1)
and ui<Q,
there is N # nO(1) such that 2N is greater than both ncQ and the maximum possible
value of zj . Let
sj=\ :
n
i=1
ui ri++t j+1,
where tj is the number obtained by complementing every bit of the N-bit binary
representation of jQ. Since t j=(2N&1)& jQ, we have that s j=2N+zj .
Therefore, representing sj by sj(N+1) } } } sj1 , we have that sj(N+1)=1 iff zj0 and,
in that case, sjN } } } sj1 is the binary representation of z j . (In the case that s j(N+1)=0,
which means that zj<0, sjN } } } sj1 is not the binary representation of zj . However,
the value of zj will be needed in Step 2 only when zj0.)
The value of sj can be computed by first distributing the r i over the binary
representation of the ui . This gives a new sum whose terms are easily computed
from the ri without having to use any gates at all. Then, evaluate this sum in
22 b SYM by using the iterated addition circuit of Theorem 3.3. Let _j=s j(N+1) .
For Step 2, notice that zj0 if and only if _j=1, and that zj<Q if and only if
zj+1=zj&Q<0 if and only if _j+1=0. Therefore, 0zj<Q if and only if
_j 7 _ j+1 . Since 0zj<Q can be true only for one value of j, we get that zki , the
ith bit of zk , is given by
zki=ORn
c
j=0(_j 7 _ j+1 7 sji).
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This implies that zki can be computed in 71 b NC01 from the _j and the s ji . However,
z ki=ORn
c
j=0(_j 7 _ j+1 7 s ji),
which implies that zki can also be computed in 61 b NC01. Therefore, Step 2 can be
computed in 21 b NC01.
Combining these two steps, we get that z mod Q can be computed in 21 b NC01 b
22 b SYM, which is the same as 22 b SYM. K
Let us point out where the various hypotheses of this theorem were used. The
fact that the qi are pairwise relatively prime is to ensure that f (x)#z (mod Q), via
the Chinese Remainder Theorem. Condition (a), requiring that the qi be small,
implies that m is small and gives the bound on the number of possible values for
k. Finally, condition (b), requiring that Q be large, implies that f (x) mod Q= f (x).
Recalling from Section 3.2 that iterated addition can also be computed in
SUM b AC01 b SYM, we show that f can be computed in SUM b AC
0
1 b SYM b 1.
Theorem 4.3. Let f, q1 , ..., qm , and 1 be as in Theorem 4.2. If f modulo q1 , ..., qm
is in 1, then f is in SUM b AC01 b SYM b 1.
Proof. We basically show that the right zj can be selected in POL. Recall that
there is only one value of j for which 0zj<Q. Therefore, the OR giving the value
of zki can be computed in SUM, which implies that Step 2 can be computed in
POL.
Therefore, f can be computed in POL b SUM b AC01 b SYM b 1, which is equal to
SUM b AC01 b SYM b 1, since POL b SUM=POL and POL b AC
0
1=SUM b AC
0
1 . K
Siu and Roychowdhury (1994) also used Chinese remaindering to compute
iterated multiplication and division with small-depth threshold circuits. While our
implementation of Chinese remaindering will lead to the best known iterated multi-
plication and division circuits in terms of majority-depth, their implementation
leads to the best known circuits in terms of total depth. (In fact, their division
circuit is optimal.)
From their work, we can extract a result similar to Theorems 4.2 and 4.3 and
whose conclusion implies that f # TC02 b 1. A proof would go as follows. First, notice
that the proof of Theorem 4.3 shows that f # POL b 4 b 1, if f modulo q1 , ..., qm is in
1, iterated addition is in 4, and 4 and 1 are both closed under polynomial-size
padding. Let TC0d denote the class of functions computed by general weighted
threshold circuits of polynomial size and depth d. Siu and Roychowdhury (1994)
showed that iterated addition is in SUM b LT1 . They then used a result of
Goldmann et al. (1992) (see also Goldmann and Karpinski 1993 and
Goldmann 1992) which states that every bit of an LT1 function can be closely
approximated by the sum of the outputs of a TC01 circuit. This implies that every
bit of iterated addition can be so approximated. Therefore, let 4 be the class of
functions that can be approximated by the sum of the outputs of a TC01 circuit. By
observing that constant-degree polynomials of such approximations can also be
approximated in the same way, we get that f can be approximated by a sum of the
outputs of a TC01 b 1 circuit. This implies that f # TC
0
2 b 1.
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It is a simple exercise to generalize the Chinese remaindering technique to func-
tions from [0, 1]* to Z. Condition (b) in Theorems 4.2 and 4.3 becomes
Q>max[2 | f (x)| : x # dom( f ) & [0,1]n]. Details can be found in Maciel (1995).
5. ITERATED MULTIPLICATION AND DIVISION
In this section, we use the Chinese remaindering technique of the previous section
to obtain constant-depth polynomial-size threshold circuits for iterated multiplica-
tion, powering and division. We also provide, at the end of Section 5.1, a detailed
comparison between our iterated multiplication circuits and the other small-depth
iterated multiplication circuits that can be found in the literature.
5.1. Iterated Multiplication
Iterated multiplication
input n n-bit numbers
output Their (n2)-bit product
Beame et al. (1986), using Chinese remaindering, were the first to show that
iterated multiplication is in NC1. Realizing that their algorithm could be implemented
by TC0 circuits (Reif 1987, Hajnal et al. 1993, Immerman and Landau 1995),
researchers started looking for minimal-depth TC0 circuits for iterated multiplication.
In terms of total-depth, the best result obtained so far is that iterated multiplication
is in TC04 (Siu and Roychowdhury 1994).
However, four levels of threshold gates are not necessary. For example, the
circuit of Immerman and Landau (1995) can be implemented using only three levels
of threshold gates. Here, we show that iterated multiplication can be computed in
22 b TC03 .
This will be proved using Theorem 4.2. As a consequence, we need, for every n,
a sequence of pairwise relatively prime numbers satisfying the hypotheses of that
theorem. For every n, consider the first n2 prime numbers p1 , ..., pn2 . Then, by the
Prime Number Theorem, max[ p1 , ..., pn2]= pn2 # O(n2 log n). Also, Q=>n
2
i=1 pi
2n
2
>>ni=1 xi , for every n-bit input numbers x1 , ..., xn , so that conditions (a) and
(b) of Theorem 4.2 are both satisfied.
We now need to compute iterated multiplication modulo p1 , ..., pn2 efficiently.
This is done in the following lemma.
Lemma 5.1. Iterated multiplication modulo the first n2 prime numbers is in
SYM b SYM.
Before proving the lemma, let us show how it implies the desired result. By
applying Theorem 4.2, we get that iterated multiplication is in 22 b SYM b
SYM b SYM. Simulating the third level of symmetric gates in 21 b TC01 b NC
0
1, we get
that
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iterated multiplication
# 22 b (21 b TC01 b NC
0
1) b SYM b SYM
=22 b TC01 b SYM b SYM,
since 22 b 21=22 and NC01 b SYM=SYM
22 b TC01 b SUM b TC
0
1 b SUM b TC
0
1,
since SYMSUM b TC01
=22 b TC03 , since TC
0
1 b SUM=TC
0
1.
Proof (of the Lemma). First note that iterated multiplication modulo 2 is
simply the AND of the low-order bits of the input numbers.
Now let p3 be a prime number and suppose that x1 , ..., xn are the input num-
bers, given in binary by xin } } } x i1 , i=1, ..., n. Let Zp denote the ring of integers
modulo p. It is well-known that Zp is in fact a field and that Zp*=Zp&[0], the
multiplicative group of Zp , is cyclic. In particular, there is an element g # Zp such
that Zp*#[1, g, g2, ..., g p&2]. For every i, let ai be the unique number such that
0aip&2 and
xi#gai (mod p).
Then,
‘
n
i=1
x i#ga1 } } } gan#ga1+ } } } +an (mod p).
Therefore, (>ni=1 xi) mod p can be computed as follows:
1. compute ai , for i=1, ..., n
2. compute ga1+ } } } +an mod p
Note that g and p are fixed and do not have to be computed.
In Step 1, the value of ai is determined by xi mod p. Since xi=nj=1 xij 2
j&1,
every bit of ai can therefore be written as a function of nj=1 (2
j&1 mod p) xij ,
which is a sum with weights bounded by p. Therefore, each bit of ai can be com-
puted by a symmetric gate of fan-in pn.
In Step 2, the number to be computed is a function of a1+ } } } +an , a sum of the
bits of the ai with weights bounded by p. Therefore, every bit of that number can
also be computed by a symmetric gate of fan-in pn.
Since the largest prime pn2 # O(n2 log n), all symmetric gates used in the above
computations have fan-in O(n3 log n) and so iterated multiplication modulo
p1 , ..., pn2 is in SYM b SYM. K
Note that this proof uses both the fact that the pi are small and the fact that they
are prime.
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We have therefore proved
Theorem 5.2. Iterated multiplication is in 22 b TC03 .
We end this section with a review of the main results concerning the computation
of iterated multiplication using small-depth Boolean circuits. All of these follow,
more or less explicitly, the same pattern:
1. The computation of iterated multiplication modulo small primes
2. Chinese remaindering
Beame et al. (1986) were the first to compute iterated multiplication in this way;
they implemented these two steps in NC1. It was soon observed that this could even
be done in TC0 (Reif 1987, Hajnal et al. 1993, Immerman and Landau 1995).
In fact, only three levels of threshold gates are necessary. For example,
Immerman and Landau (1995) implemented Chinese remaindering using the
iterated addition circuit of Chandra et al. (1984). This requires only one level of
threshold gates, the other two levels being used for the computation of iterated
multiplication modulo small primes.
From there, progress was made possible first by the observation that iterated
multiplication modulo small primes could be computed in SYM b SYM, a result
that was obtained independently by Maciel and The rien (1993) and Siu
et al. (1993); second, by the design of iterated addition circuits more efficient than
that of Chandra et al. (1984).
Siu et al. (1993) trying to minimize total depth, used the same block method that
we used in Section 3.2 to reduce iterated addition to the addition of two numbers.
Then, following Siu and Bruck (1991), which uses harmonic analysis results of
Bruck (1990) and Bruck and Smolensky (1990), they approximated every bit of the
sum of these two numbers as the sum of the outputs of a TC01 circuit. The result
was that every bit of iterated addition could be approximated as the sum of the out-
puts of a TC02 circuit. Using the fact that the AND of such approximations
can also be approximated in the same way, they obtained a TC05 iterated multiplication
circuit.
Maciel and The rien (1993) introduced the idea of trying to minimize first the
number of levels of threshold gates. Using the iterated addition circuit of Chandra
et al. (1984), we obtained a TC0 circuit with threshold gates on only the first three
levels.
The results presented in this article improve on that result by reducing the total
depth to five. This is done, as we have seen, by computing iterated addition in
22 b SYM using the block and the carry-look-ahead methods. The closure properties
of 22 then give a 22 b TC03 iterated multiplication circuit.
The best iterated multiplication circuit known so far, in terms of total depth, was
obtained by Siu and Roychowdhury (1994). They improved the circuit of Siu et
al. (1993) by using results of Goldmann et al. (1992) to approximate every bit of
iterated addition as the sum of the outputs of a TC01 circuit. This gave a TC
0
4 circuit.
By using the SUM b AC01 b SYM iterated addition circuit of Section 3.2, we can
prove a slightly stronger result than that of Siu et al. (1993) with a proof that
requires neither harmonic analysis nor the definition of a notion of approximation.
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TABLE 1
Summary of Iterated Multiplication Circuits
Result Main Ingredients
Beame et al. NC1 iterated addition # NC1
(1986) (e.g., Savage, 1976)
Immerman and TC0 iterated addition # TC0
Landau (1995) (Chandra et al., 1984)
Maciel and AC0 b TC03 iterated addition # AC
0 b TC01
The rien (1993) (Chandra et al., 1984)
Siu et al. (1993) TC05 blocks
harmonic analysis
Siu and TC04 large weights
Roychowdhury simulation of large weights
(1994) (Goldmann et al., 1992)
This article 22 b TC03 blocks
SUM b AC01 b TC
0
3 carry-look-ahead
Theorem 5.3. Iterated multiplication is in SUM b AC01 b TC
0
3 .
Proof. Simply use Lemma 5.1 together with Theorem 4.3. K
Table 1 gives a summary of the iterated multiplication circuits mentioned in this
section. The third column lists the main ingredients used in the design of the
circuits. Note that all of these circuits use Chinese remaindering and that the last
four all use the fact that iterated multiplication modulo small primes is in
SYM b SYM.
5.2. Powering
The following problem is often considered in conjunction with iterated multi-
plication.
Powering.
input An n-bit number x
output The kn-bit number xk, for k=2, ..., n
The computation of xk can be viewed as a special case of iterated multiplication
in which the first k numbers are equal to x and the other n&k, equal to one. As
such, powering can be computed using an iterated multiplication circuit. However,
we can take advantage of the special structure of the problem.
Lemma 5.4. Powering modulo p1 , ..., pn2 is in SYM.
Proof. Suppose that the input number x is given in binary by xn } } } x1 . Let k
and q be arbitrary. Since xk#(x mod q)k (mod q), the value of xk mod q is deter-
mined by x mod q. Since x#nj=1 (2
j&1 mod q) x j (mod q), we have that every bit
of xk mod q is a function of a sum with weights bounded by q. Therefore, by
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Proposition 2.4, every bit of xk mod q can be computed by a symmetric gate of
fan-in qn. The result now follows from the fact that pn2 # nO(1). K
Theorem 5.5. Powering is in 22 b TC02.
Proof. Consider Theorem 4.2 with f (x)=xk, k=2, ..., n. Recall that the
22 b SYM circuit that performs Chinese remaindering depends on p1 , ..., pn2 , but not
on f. Therefore, the same 22 b SYM circuit can be used to compute every xk by
giving it as input the residues xk mod p1 , ..., xk mod pn2 . Together with the lemma,
this implies that powering is in 22 b SYM b SYM, which is equal to 22 b TC02 . K
Similarly, we can show that
Theorem 5.6. Powering is in SUM b AC01 b TC
0
2 .
In comparison, the results of Siu and Roychowdhury (1994) imply a TC03 circuit
for powering that uses threshold gates on all levels. In terms of total depth, their
circuit is optimal (Hofmeister and Pudla k 1992).
5.3. Division
Division.
input Two n-bit numbers x and y such that y>0
output The n-bit number wxyx
The design of small-depth Boolean circuits for division parallels that of circuits
for iterated multiplication and powering. As in the case of these other two func-
tions, the first NC1 division circuit was obtained by Beame et al. (1986) and the
best TC0 circuit, in terms of total depth, is due to Siu and Roychowdhury (1994).
They showed that division is in TC03 and this is optimal as shown by Hofmeister
and Pudla k (1992).
The TC03 circuit of Siu and Roychowdhury (1994) uses threshold gates on all
levels. As was the case for iterated multiplication and powering, we show here that
division can be computed using one less level of threshold gates. More precisely, we
show that division is in 22 b TC02.
The idea behind our circuit is the same as in Beame et al. (1986) and Siu and
Roychowdhury (1994). The quotient xy is approximated using a power series for
1y and this approximation is computed by Chinese remaindering. We will also
make use of the following lemma.
Lemma 5.7. Let x and y be two integers such that | y|<2n. If xytxy+2&n,
then wtx=wxyx.
Proof. If xytxy+2&n, then wtx=wxyx, unless there is an integer s such
that xy<st, which implies that there is an integer s different from xy and such
that |s&xy|2&n.
Suppose that such an integer s exists. Since | y|<2n, we have that |sy&x|<1.
However, since s, x and y are all integers, this implies that sy=x, a contra-
diction. K
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Theorem 5.8. Division is in 22 b TC02.
Proof. Suppose that x and y are the input numbers, given in binary by xn } } } x1
and yn } } } y1 . Let l # N be such that 2l&1 y<2l. In other words, l is the minimum
number of bits needed to represent y in binary. Of course, 1ln. Let
u=1& y2&l. Then, 0<u12. Now consider the power series k=0 z
k. It is
well-known that this series converges to 1(1&z) for |z|<1. Therefore,
:

k=0
uk=
1
1&u
=
2l
y
and it is easy to verify that
1
y
&2&l :
N&1
k=0
uk2&N.
We can therefore approximate 1y with arbitrary precision by taking N sufficiently
large. Let v=2&l 2n&1k=0 u
k. We get that 1y&2&2nv<1y. Let t=xv. Then
xy&2&n<t<xy, since x<2n, and xy<t+2&n<xy+2&n.
Consider wt+2&nx. According to the lemma, wt+2&nx=wxyx. Division can
therefore be computed as follows:
1. compute
Fj (x, y)=2&n+x2& j 
2n&1
k=0
uk,
where
u=1& y2& j, for j=1, ..., n
2. output
wFj (x, y)x if j=l
The computation of the Fj (x, y) will be done by Chinese remaindering. Let
Gj (x, y)=22n
2F j (x, y) so that Gj (x, y) is an integer. Notice that F j (x, y) can be
computed from the value of Gj (x, y) without having to use any gates at all. Let
m=5n3 and consider the first m prime numbers p1 , ..., pm . It is easy to verify that
the hypotheses of the integer version of Theorem 4.2 are satisfied (see the remark
at the end of Section 4).
The rest is similar to the computation of powering in 22 b TC02 (see Lemma 5.4
and Theorem 5.5). Since
Gj (x, y)=22n
2&n+x2n2& j :
2n&1
k=0
(2n
2
& y2n2& j)k,
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the value of Gj (x, y) mod q is determined by x mod q and y mod q. Therefore, every
bit of Gj (x, y) mod q is a function of two sums with weights bounded by q and
thus can be computed by a symmetric gate of fan-in (4qn)2, by combining
Proposition 2.4 and Theorem 2.5. This implies that computing all the Gj modulo
p1 , ..., pm can be done in SYM.
Theorem 4.2 now implies that each Gj (x, y) can be computed in 22 b SYM b SYM.
Since the 22 b SYM subcircuit depends only on p1 , ..., pm , not on G j , the same
subcircuit can be used in the computation of every Gj (x, y). Therefore, computing
all the Gj (x, y) can be done in 22 b SYM b SYM, which is equal to 22 b TC02.
To choose Fl (x, y) among F1(x, y), ..., Fn(x, y), let
*j=AND(y n , ..., y j+1 , yj).
Then, *j=1 if and only if 2j y<2j+1 which means that j=l. Therefore, Fli (x, y),
the i th bit of Fl (x, y), can be computed as
Fli (x, y)=ORnj=1(*j 7 F ji (x, y)).
Since we also have that
F li (x, y)=ORnj=1(*j 7 F ji (x, y)),
this means that Fl can be computed in 21 b NC01 from the *j and the Fj . Notice that
the *j are computed in 61 which is trivially included in 22 . Therefore, Fl can be
computed in 21 b NC01 b 22 b TC
0
2, which is equal to 22 b TC
0
2. To obtain wxyx ,
simply truncate the value of Fl (x, y). K
Theorem 5.9. Division is in SUM b AC01 b TC
0
2.
Proof. Use Theorem 4.2 instead of Theorem 4.3 to compute all the Gj (x, y) in
SUM b AC01 b SYM b SYM, which is the same as SUM b AC
0
1 b TC
0
2. Now notice that
there is only one value of j for which *j=1. Therefore, the OR giving the value of
Fli can be computed in SUM. This implies that Fl can be computed in POL given
the *j and the Fj . Therefore, Fl can be computed in POL b SUM b AC01 b TC
0
2, which
is equal to SUM b AC01 b TC
0
2, since POL b AC
0
1=SUM b AC
0
1. K
6. A HIERARCHY FOR TC0
A main theme of this article is that the main measure of complexity for TC0
circuits is taken to be the number of levels of threshold gates and not the total
depth of the circuit. This point of view naturally leads to a hierarchy of subclasses
of TC0.
Recall that a TC0 circuit is a polynomial-size constant-depth circuit with NOT,
AND, OR and majority gates of unbounded fan-in. Define the majority-depth of
such a circuit to be the maximum number of majority gates on any path from an
input node to an output gate. Circuits of the form AC02 b TC
0
3 , for example, have
majority-depth three.
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TABLE 2
Some Problems in the First Three Levels of the TC@ 0d Hierarchy
Best
Majority-Depth Best Total Depth
Iterated multiplication 3 (IL 1989) 4 (SR 1994)
Division 2 (MT 1993) 3 (SR 1994)
Powering 2 (MT 1993) 3 (SR 1994)
Multiplication 1 (CSV 1984) 3 (SR 1994)
Iterated addition 1 (CSV 1984) 2 (SR 1994)
SYM 1 2 (HMPST 1987)
Small-weight threshold functions 1 1
Addition 0 2 (SB 1991)
Definition 6.1. TC@ 0d is the class of functions computed by TC
0 circuits of
majority-depth d.
Clearly, TC@ 0d=(AC0 b MAJ)d b AC0, where 1 d denotes 1 b 1 b } } } b 1, d times. For
this reason, we say that TC@ 0d circuits are TC
0 circuits with d levels of majority gates.
It is obvious that TC0dTC@ 0d . On the other hand, it follows from the definition that
TC@ 0dTC
0. Therefore, TC0=d1 TC@ 0d .
In this article, we have constructed TC0 circuits for several Boolean functions
with the objective of minimizing the majority-depth of the circuits. As a conse-
quence, these results imply that the low levels of the TC@ 0d hierarchy contain all of
these functions. For example, since iterated multiplication is in AC02 b TC
0
3, we have
that this function is in TC@ 03. Table 2 summarizes the results that can be obtained in
this way. For each problem or class of problems, the best total-depth result is also
included. The references given are for the first proof of the results.
There is a close relationship between the TC@ 0d hierarchy and the usual depth
hierarchy for TC0. As mentioned earlier, it is obvious that TC0d TC@
0
d . However,
it is not clear how large k has to be for TC@ 0dTC
0
k , or even if such a k exists.
A partial solution comes from the simulation of AC0 circuits by threshold circuits
of fixed small depth. If 1 is a complexity class defined in terms of polynomial-size
circuits, let q1 denote its quasipolynomial-size version (i.e., size n(log n)O(1)) and let
q1 + denote the class q1of qAND(log n)O(1) . For example, qSYM+ denotes the class
of functions computed by quasipolynomial-size depth-two circuits with symmetric
gates at the output and AND gates of fan-in (log n)O(1) at the input. Results of
Beigel and Tarui (1994) imply that MAJ b AC0qSYM+. Using this and the fact
that qAND(log n)O(1) b qSYMqSYM
+ (Corollary 2.6), it is possible to show that
qTC@ 0dqTC0d+2+.
Details can be found in Maciel (1995). One consequence of this result is that the
design of circuits with small majority-depth can be used as a first step in constructing
quasipolynomial-size circuits of small total depth.
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Whenever faced with a hierarchy 111213 } } } of complexity classes, it is
natural to try to determine if the hierarchy is infinite or if it collapses, i.e., if
d1 1d=1k , for some k. In the case of the AC0 depth hierarchy, this question has
been answered: the AC0 depth hierarchy is infinite and the underlying lower bounds
are exponential (Sipser 1983, Ha# stad 1986). In the case of the TC0 depth hierarchy,
the question remains open. It is known that TC01/TC
0
2/TC
0
3 (Hajnal et al. 1993),
all with underlying exponential lower bounds, but it is not known if TC0=TC03.
Now consider this question in the context of the TC@ 0d hierarchy. Unfortunately, no
non-trivial lower bound is known even for TC@ 01 , the first level of this hierarchy.
A natural candidate for a function not in TC@ 01 is the canonical depth-two
majority function. Divide the input variables into - n blocks of - n variables. Let
Mi denote the majority of the i th block and define MAJ(2)(x1 , ..., xn)=
MAJ(M1 , ..., M- n). Since this function is the typical function defined using two
levels of majority gates, it is reasonable to conjecture that it cannot be computed
with a single level of majority gates, even with the help of an arbitrary but constant
number of levels of AND-OR gates. In other words, we conjecture that
MAJ(2)  TC@ 01 . As evidence in favor of this conjecture, it can be shown, again by
using MAJ b AC0qSYM+ (Beigel and Tarui 1994), that MAJ(2) # TC@ 01 would
imply that TC0qTC@ 01 and therefore that TC0qTC04 .
In fact, the problem of showing a lower bound result for TC@ 01 might prove to be
a very difficult one. Let ACC0[m] denote the class of functions computed by
constant-depth polynomial-size circuits with AND, OR and MODm gates of
unbounded fan-in. Let ACC0=m2 ACC0[m]. Beigel and Tarui (1994) showed
that ACC0qSYM+. Since qSYM+qTC@ 01 , a super-quasipolynomial lower
bound for TC@ 01 would immediately translate into a lower bound for ACC
0, solving
a problem that has been open for almost ten years now.
An approach towards proving a lower bound result for TC@ 01 is to first consider
subclasses of TC@ 01 . One candidate is the class MAJ b AC
0. Zhang et al. (1993) have
determined exactly which symmetric functions can be computed by such circuits; in
particular, MAJ b AC0 circuits cannot compute any of the MODm functions.
Since these functions are all easily computed by TC@ 01 circuits, the class MAJ b AC
0
therefore seems too weak to give much insight about TC@ 01 .
Another candidate is the class AC0 b MAJ. In this class, we find all symmetric
functions and iterated addition, but it is not known if AC0 b MAJ circuits can com-
pute multiplication or inner product mod 2. Note that both these functions are in
AC0 b MAJ b NC01 . In fact, no non-trivial lower bound is known for AC
0 b MAJ; it
is not even known if NPAC0 b MAJ. The function MAJ (2) is again a candidate for
a function not in AC0 b MAJ: it can be shown that MAJ(2) # AC0 b MAJ would
imply that TC0AC0 b MAJ and TC0qTC03.
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